AM-FPGA project

---

HOME : back to Stefano Belforte's home page

AMfpga Board

• OGLUE chip: bottom level output glue, ties 64 AMfpga chips from 8 busses and talk to TGLUE on top side.
  • Verilog sources for simulation and Synopsis synthesis: oglue, gl0_2x10, glue2x11, glue2x12, glue2x13, oglue_fsm, oglue_specials_SIMULATION, oglue_specials_SYNOPSIS.